In this paper, we present a behavior analysis technique for hardware debugging of complex System-on-Chip (SoC) designs.