Design-Reuse

PCI Express Differential Buffer IP, Single - Ended, UMC 90nm SP process

100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.II, UMC 55nm SP/RVT Low-K Logic process.